The goal of the Contrails project is to help preserve and disseminate the technical record of 20th century aerospace research, highlighting in particular the research endeavors of the Illinois Tech community.

Fault Tolerant VLSI Design Using Error Correcting Codes

Report Number: RADC-TR-88-321
Author: Hartmann, C. R. P.
Author: Ali, A. M.
Author: Ganguly, S.
Author: Visweswaran, G. S.
Author: Lala, P. K.
Corporate Author: Syracuse University
Laboratory: Rome Air Development Center
Date of Publication: 1989-02
Pages: 67
Contract: F30602-81-C-0169
Project: 2338
Task: 233801
AD Number: ADA208337

Very Large-Scale Integration (VLSI) provides the opportunity to design fault tolerant, self-checking circuits with on-chip, concurrent error correction. This study determines the applicability of a variety of error-detecting, error-correcting codes (EDAC) in high speed digital data processors and buses. In considering both microcircuit faults and bus faults, some of the codes examined are: Berger, repetition, parity, residue, and Modified Reflected Binary codes. The report describes the improvement in fault tolerance obtained as a result of implementing these EDAC schemes and the associated penalties in circuit area.

Motorola Mobility
This report has yet to be scanned by Contrails staff

Request scanning of this report

Other options for obtaining this report

Via the Defense Technical Information Center (DTIC):
A record for this report, and possibly a full-image download of the report, exists at DTIC

Via National Technical Information Service:
This report may have been digitized and made freely available for public download, or made publicly available for purchase by the National Technical Information Service through their online database, the National Technical Reports Library

Indications of Public Availability
No digital image of an index entry indicating public availability is currently available
There has been no verification of an indication of public availability from an inside cover statement